COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control

Satvik Maurya
University of Wisconsin-Madison
Madison, USA
smaurya@wisc.edu

Swamit Tannu
University of Wisconsin-Madison
Madison, USA
swamit@cs.wisc.edu

Abstract—On superconducting architectures, the state of a qubit is manipulated by using microwave pulses. Typically, the pulses are stored in the waveform memory and then streamed to the Digital-to-Analog Converter (DAC) to synthesize the gate operations. The waveform memory requires tens of Gigabytes per second of bandwidth to manipulate the qubit. Unfortunately, the required memory bandwidth grows linearly with the number of qubits. As a result, the bandwidth demand limits the number of qubits we can control concurrently. For example, on current RFSoCs-based qubit control platforms, we can control less than 40 qubits. In addition, the high memory bandwidth for cryogenic ASIC controllers designed to operate within a tight power budget translates to significant power dissipation, thus limiting scalability.

In this paper, we show that waveforms are highly compressible, and we leverage this property to enable a scalable and efficient microarchitecture COMPAQT - Compressed Waveform Memory Architecture for Qubit Control. Waveform memory is read-only and COMPAQT leverages this to compress waveforms at compile time and store the compressed waveform in the on-chip memory. To generate the pulse, COMPAQT decompresses the waveform at runtime and then streams the decompressed waveform to the DACs. Using the hardware-efficient discrete cosine transform, COMPAQT can achieve, on average, 5x increase in the waveform memory bandwidth, which can enable 5x increase in the total number of qubits controlled in an RFSoC setup. Moreover, COMPAQT microarchitecture for cryogenic CMOS ASIC controllers can result in a 2.5x power reduction over uncompressed baseline. We also propose an adaptive compression scheme to further reduce the power consumed by the decompression engine, enabling up to 4x power reduction.

Qubits are sensitive, and even a slight change in the control waveform can increase the gate error rate. We evaluate the impact of COMPAQT on the gate and circuit fidelity using IBM quantum computers. We see less than 0.1% degradation in fidelity when using COMPAQT.

Keywords—Qubit Control; Quantum Computer Architecture; Quantum Control Hardware;

I. INTRODUCTION

The true potential of quantum computers can be unlocked by building a quantum computer that can run error correction on thousands of qubits to enable fault tolerance. Several industry and academic labs have built machines with more than fifty qubits [6, 28], with plans to increase the number of qubits to thousands of qubits to demonstrate fault-tolerance [62]. However, building a large-scale quantum computer is challenging. Qubit devices are susceptible to noise and require precise control. Superconducting quantum computers use microwave pulses to perform operations on qubits. A typical quantum program that uses tens of qubits requires hundreds of such pulses. The control hardware sends these pulses through coaxial cables to qubits at cryogenic temperatures, while the control hardware works at room temperature. Today, all quantum computers employ brute-force approaches to scaling the control hardware where discrete, off-the-shelf components like Field Programmable Gate Arrays (FPGAs), Digital to Analog Converters (DACs), and Analog to Digital Converters (ADCs) are replicated depending on the number of qubits in the target quantum processor. For example, the control hardware of the Sycamore chip [6] required 200+ DACs, 9 ADCs, and 30+ FPGAs for control and readout of 53 qubits. As the number of qubits increases, this brute-force scaling of control hardware will become infeasible in terms of both cost and complexity.

Increasing integration – i.e., decreasing the number of discrete hardware components used for quantum control will make qubit control more scalable. At present, there are two broad approaches for increasing integration: (1) Using off-the-shelf RFSoCs (2) Building custom Qubit Control ASICs. RFSoCs integrate an FPGA, a processor, DACs, and ADCs on the same chip and are typically used for telecommunication applications. RFSoCs can synthesize signals with tens of gigahertz bandwidth. Recently proposed “QICK” and “ICARUS-Q” platforms leverage RFSoCs to
control qubits \cite{55,70}. Figure 1 shows how Qubit Control with RFSoCs would differ from a distributed approach. In theory, RFSoCs are capable of supporting 100+ qubits per board (with the help of frequency-division multiplexing (FDM)) \cite{70}. Compared to designing ASICs that can integrate a large number of DACs and ADCs on a chip, RFSoC based solutions offer flexibility that is crucial for near term qubit control as quantum hardware is rapidly evolving. As discussed in \cite{70}, using FDM with high-bandwidth DACs and ADCs available on these RFSoCs can increase the number of qubits controlled by one board, thus reducing the total cost and complexity of the setup. However, controlling more than thousands of qubits would require custom control hardware and new quantum-classical interfaces. We envision the following transition for qubit control as we scale the number of qubits.

FPGA controllers → RFSoC controllers → ASIC controllers

To scale beyond thousands of qubits, we will need qubit controller that can operate at cryogenic temperatures \cite{7,17,21,30,74}. For cryogenic control chips, the cooling capacity of the dilution refrigerator results in the “Power Wall” – the average power dissipated by these chips should not exceed the rated cooling power of the dilution refrigerator. To this end, several architectural and design proposals envision scalable qubit control using ultra-low power CMOS and SFQ technologies \cite{7,17,21,30,47,73}.

With increasing integration, potentially more qubits can be supported per control chip, reducing both complexity and cost. However, the memory bandwidth and capacity required to generate the pulses will scale linearly with the number of qubits as each qubit device requires a unique pulse shape (waveform) to enable high fidelity gates \cite{18,63,69}. Furthermore, for performing multi-qubit gates, most architectures use a coupler between qubits, and for reading the qubit, the readout resonators are used, and even these non-qubit components use device-specific pulses to enable high-fidelity operations. As a result, the number of unique pulses grows super-linearly with the increasing number of qubits. For example, we estimate, on IBM quantum computers, each qubit device requires about 18KB to store single-qubit, two-qubit, and readout pulses. To support more gates, we require additional memory capacity. We estimate that a hundred-qubit quantum computer would require up to 5MB of memory for pulse shapes of basic gates. Moreover, we will require significantly more memory capacity to support complex gates. For example, we estimate that a single Toffoli gate can require >20KB to store a pulse applied on three qubits \cite{34}.

Memory bandwidth is the primary bottleneck in scaling the number of qubits. For example, on IBM quantum computers, two DACs per qubit (with a sampling rate of 4.54 Gigasamples/sec each) are required to perform a single-qubit gate. We need a waveform memory to stream samples with more than 16 GB/s bandwidth to such DACs. Furthermore, the peak bandwidth required scales linearly with the number of qubits. To perform concurrent gates on a hundred-qubit machines, we need more than 2 TB/s. Current qubit control setups such as the one used for Google’s Sycamore chip solve this problem using distributed waveform memory across 30+ FPGAs. However, distributed control does not scale practically with increasing number of qubits.

This paper focuses on reducing bandwidth and capacity overhead to scale qubit control. Waveforms are designed to have a tight frequency spectrum to limit crosstalk and leakage errors. As a result, waveforms are smooth and highly compressible. We evaluate the compressibility of waveforms used on three IBM machines and see that on average, we can reduce the capacity overhead by 8x using Discrete Cosine Transform (DCT) based compression. We use DCT based compression due to its high energy compaction properties. Moreover, DCT can be efficiently implemented in hardware. The waveform memory is loaded before the execution starts and is not updated during the execution; current compilers update waveform libraries only during calibration.

In this paper, we propose COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control. COMPAQT mitigates the waveform bandwidth bottleneck by compressing waveform libraries at compile time and storing compressed waveforms in the waveform memory. To execute a gate, COMPAQT decompresses the waveforms and then streams it to the DAC as shown in Figure 2(a). COMPAQT boosts the memory bandwidth as the hardware decomposition engine expands the memory contents, increasing the data supplied to the DAC per unit time, as shown in Figure 2(b).
We pick window sizes that maximize the net bandwidth with computational bandwidth. To enable fast and efficient waveform memory bandwidth is a bottleneck (shown as dotted line), and we will refer to it as a waveform memory architecture that can increase trades memory bandwidth benefits. Fixed/floating-point multipliers in the IDCT algorithm are a major challenge in building a high-speed and efficient decompression engine. We use an integer IDCT algorithm \cite{76} that replaces multipliers with shifters and adders to significantly improve the performance and efficiency of COMPAQT.

The key contributions of this paper are summarized below:

- **Waveform memory bandwidth is a bottleneck**: We show how the bandwidth demand reduces the scalability of RFSoC based controllers (Section \text{III}).
- **Gate Pulse Waveforms are highly compressible**: We show that waveforms can be effectively compressed using the Discrete Cosine Transform without degrading the gate fidelity (Section \text{IV}).
- **COMPAQT Microarchitecture**: We present a compressed waveform memory architecture that can increase the number of qubits supported by RFSoC based controllers by 5x (Section \text{V}).

II. BACKGROUND

This section gives a brief description of how qubits are controlled, the organization of a typical control computer, and the challenge of scaling waveform memory.

A. Manipulating Qubits via Gate Pulses

Quantum algorithms can be expressed as quantum circuits, a sequence of gate operations applied on qubit variables. On superconducting architectures, the gates are implemented using microwave pulses as qubit devices (such as transmons) are essentially oscillators that respond to signals in the frequency range of 4-10 GHz. Quantum control refers to the synthesis of these microwave pulses to implement various quantum gates. These microwave pulses can have different amplitudes, shapes, and duration depending on the type of gate and the qubit architecture. The state of a qubit is represented by a vector on a Bloch sphere \cite{53}. When a pulse is applied, the state rotates about the $X/Y/Z$ axis of the Bloch sphere. Since $Z$ rotations can be implemented in software \cite{49}, microwave pulses are composed of two components that control the qubit state evolution about the $X$ and $Y$-axis of the Bloch sphere. Consider the circuit shown in Figure \text{3}(a), with X-gate applied on qubit $q_1$, which inverts the qubit state. Physically, this gate is implemented as a pulse with a frequency equal to the qubit resonant frequency (shown in blue). The envelope of the pulse refers to its shape (shown as dotted line), and we will refer to it as a waveform henceforth.

The physical implementation of two-qubit (2Q) gates such as $\text{CNOT}/\text{CZ}$ depends on qubit architecture \cite{35}. For example, IBM machines use fixed-frequency qubits, wherein 2Q gates are implemented using Cross-Resonance (CR) gates \cite{14}, \cite{61} whereas the frequency-tunable qubits used by Google implement a 2Q gate called the $\text{iSWAP}$ gate \cite{6}, \cite{35}. Both implementations may require additional pulses for the coupler that enables interactions between neighboring qubits. In addition to standard gates, custom pulses can significantly boost application fidelity. For example, Toffoli gates have been demonstrated on superconducting hardware \cite{34}, \cite{71}. Furthermore, Shi et al. proposed to use custom pulses to enable multi-qubit operators to reduce circuit depth and improve fidelity \cite{67}, and Xie et al. showed that carefully re-shaping the waveforms can reduce ZZ-crosstalk \cite{78}.

B. Control Computer Organization

Figure \text{3}(b) shows a simplified control pipeline used to generate microwave gate pulses to manipulate the state of the qubit. A pulse sequencer is used to trigger the execution of gates (an X gate for qubit $q_0$ in this case). The pulse envelopes are stored in the waveform memory, and they consist of the Inphase (I) and Quadrature (Q) components for rotating the qubit about the $X$- and $Y$-axis of the Bloch sphere. Since DACs have a fixed sampling rate (sampling rate of IBM machines annotated in the figure), the waveform memory interface should supply data with a bandwidth that matches the sampling rate to ensure signal integrity. Higher DAC sampling rates are desirable for high-fidelity gates. The waveforms are converted to pulses at an intermediate frequency by a DAC. The resultant pulse is then mixed with a microwave carrier generated by a local oscillator (LO) to produce the final microwave pulse.
State-of-the-art quantum control hardware uses discrete FPGAs, DACs, and ADCs placed at room temperature. Controllers can be made more scalable with the use of RFSoC platforms that integrate a CPU, FPGA, DACs, and ADCs on the same chip. The CPU is interfaced with the control hardware to calibrate qubits and load experiments, while the qubits are actively controlled using an FPGA. As suggested in [70], a single RFSoC can control more than 100 qubits with the help of frequency division multiplexing (FDM), making this approach more scalable in terms of cost and complexity. The high-bandwidth DACs/ADCs on-chip eliminate the need for external analog mixers; pulses can be directly synthesized at the desired frequency. Other ways of implementing the control computer include ASICs that can integrate large numbers of discrete components but are expensive to design and manufacture.

C. Challenge: Scaling Waveform Memory

Unfortunately, every qubit has a unique waveform for every physical gate that the system supports. As shown in Figure 2, every qubit on IBM quantum computers has a different \( \pi \) pulse, which is tuned to maximize gate fidelity. These waveforms are periodically updated via calibration cycles. Furthermore, the connections between adjacent qubits (couplers) are unique, and this results in different waveforms used for controlling the qubit and the coupler for multi-qubit gates like the CNOT or Toffoli. Finally, pulses used for readout have waveforms that depend on the qubit.

With the increasing number of qubits, the total number of unique waveforms that have to be stored in the waveform memory increase linearly. Furthermore, this increase in capacity requirements will be accompanied by an increase in memory bandwidth requirements, since more qubits would need to be driven concurrently, especially for running quantum error correction circuits. While this increase in memory capacity and bandwidth requirements is not a bottleneck with brute-force scaling of control, the next section will show how the memory architecture in integrated RFSoC controllers can limit scalability.

III. Waveform Memory Bottleneck

In this section, we will show the impact of linearly scaling the bandwidth demand of qubit control on FPGA-based systems. We use parameters described in the Table 1 to model capacity and bandwidth requirements, which are derived from IBM [3], [29] and Google [4], [26], [48] systems.

We estimate memory capacity (MC) and bandwidth (BW) required for controlling one qubit -

\[
MC = \sum_{i=0}^{n_q} f_s N_s \cdot \tau_i + \sum_{j=0}^{d \cdot n_q} f_s N_s \cdot \tau_j + f_s N_s \cdot \tau_{\text{readout}}
\]

The product of sampling frequency of DAC \( f_s \), sample size \( N_s \), and gate latency \( \tau \) is the memory required for storing one gate waveform. We can perform a of total \( n_q \) types of single qubit gates and \( n_{2Q} \) types of two qubit gates. Furthermore, two qubit waveforms are unique for every pair of qubits, and thus for a qubit with \( d \) neighboring qubits, we will need \( d \cdot n_{2Q} \) waveforms. In addition to gates, each qubit will need a readout pulse with latency \( \tau_{\text{readout}} \). As shown in Table 1, IBM uses two single-qubit gates and one type of two-qubit gate, which require a total of 18KB of waveform memory for every qubit device. Note that the sample size \( s \) accounts for both I and Q channels. The required memory bandwidth of waveform buffer is determined by the sampling frequency and bit-width of DAC as shown below.

\[
BW = f_s s
\]

A. Scaling Capacity and Bandwidth Demand

Capacity scaling. Every qubit device requires a unique waveform, which is determined during the calibration process. It is essential to build control engine that supports the device specific waveforms to enable high gate fidelity. As a result, required memory capacity scales linearly with number of qubits. In addition to storing waveforms for qubits themselves, some architectures require waveforms for couplers that connect qubits to improve fidelity of two qubit (2Q) gates. The capacity required by the coupler waveforms depends on the connectivity, and this must be considered when determining the total capacity. Coupler waveforms are unique for every pair of qubits. As shown in Figure 3a, the required waveform memory capacity scales linearly with the number of qubits in the system (some approximations made to account for coupler waveforms). The RFSoC capacity includes both Block-RAM (BRAM) and UltraRAM (URAM) blocks [79] and has been added as a reference for understanding how the capacity requirements scale (both BRAMs and URAMs will be collectively referred as BRAMs from here on).

Bandwidth scaling. Figure 3b) shows the linear scaling of the required memory bandwidth to drive all qubits concurrently with the 6GS/s DACs found on RFSoCs. Using such high-bandwidth DACs eliminates the need for external analog mixing, requiring frequent re-calibration. Google/IBM systems will show a similar, albeit lesser bandwidth scaling since those systems employ brute-force scaling with discrete
DACS and FPGAs. The reference RFSoC bandwidth\(^1\) shows that a single RFSoC can concurrently control less than 40 qubits, as FPGA clocks are significantly slower than DAC sampling rates. For example, on the QICK platform, the DAC is 16x slower compared to waveform memory.

**Circuit Scalability.** To understand the impact of waveform memory bandwidth, we estimate the peak and average bandwidth required for representative circuits that users would want to run in the near future. Average bandwidth is determined by how many gates are performed concurrently on an average, whereas peak bandwidth is determined by the maximum concurrency needed for executing the circuit. Shown in Figure 5(c), which plots the peak and average bandwidth for three benchmarks – Quantum Approximate Optimization Algorithm (QAOA) with 40 qubits, a distance-3 surface code with 25 qubits, and a distance-5 surface code with 81 qubits. For surface codes, the difference between peak and average bandwidth is small as quantum error correction codes such as the surface code\(^2\) are designed to run concurrent gates as any delay in generating and measuring quantum error syndromes can significantly degrade the protection offered by the error correction code. NISQ applications such as QAOA are not bandwidth intensive on average. However, the last step of all NISQ circuits involves the concurrent measurement of all qubits, requiring the maximum possible waveform memory bandwidth. Unfortunately, serializing measurements is not an option as it can significantly degrade readout fidelity.

In summary, for RFSoCs, bandwidth becomes a bottleneck as they can support the capacity but not the bandwidth to run surface code circuits with highly concurrent gates.

B. Meeting Capacity and Bandwidth Demand

The demand for capacity and bandwidth of waveform memory scales linearly with the number of qubits. This presents a challenge for scaling quantum control computers, irrespective of whether it is implemented on an RFSoCs or an ASIC. On RFSoCs, the internal memory bandwidth and on-chip memory capacity limit how many qubits we can control. We can boost the memory bandwidth by interleaving (or banking) the memory but due to rigid constraints on Block RAMs, the peak internal bandwidth is limited.

On cryogenic ASICs, power is the primary constraint and thus providing the necessary capacity and bandwidth within a limited power budget is challenging. Furthermore, techniques to improve scalability of qubit control, such as Frequency Division Multiplexing (FDM), cannot be supported if the waveform memory is too small or if it cannot provide the necessary bandwidth. For example, the QICK framework can potentially control 100+ qubits per RFSoC board with FDM. However, before waveforms are mixed onto a single channel for FDM, the waveforms for all the multiplexed qubits must be stored and then individually generated, which means that the waveform memory must have sufficient capacity and bandwidth for all qubits. As shown in Figure 5(d), the bandwidth on RFSoC platforms is insufficient to control more than 40 qubits.

IV. WAVEFORM COMPRESSION

In this section, first we give an overview of COMPAQT, and then discuss different methods that can be used to enable compression and their impact on the gate fidelity.

A. COMPAQT: Insight and Overview

**Insight.** We observe that waveforms are highly compressible as they are designed to have a tight bandwidth and low spectral leakage, which means they are smooth and change slowly in time-domain. We leverage this property to alleviate the high waveform memory bandwidth. We propose COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control. By compressing the waveforms, we reduce the required capacity, and by using a low-latency decompression engine, we can quickly expand the compressed waveform to meet the desired memory bandwidth demand.

**Design Overview.** Figure 6 shows overview of COMPAQT, where waveforms are compressed in the software and then transferred to the controller waveform memory. The pulse sequencer can then play waveforms by decompressing each
C. DCT-based Waveform Compression

Discrete Cosine Transform (DCT). The N-point DCT of a signal \( x[n] \) and its inverse (IDCT) can be computed using Equations (1) and (2) respectively.

\[
y[k] = \frac{1}{\sqrt{N}} \sum_{n=0}^{N-1} x[n] \cos \left( \frac{\pi (2n+1)k}{2N} \right) \tag{1}
\]

\[
x[k] = \frac{y[0]}{\sqrt{N}} + \sqrt{\frac{2}{N}} \sum_{n=1}^{N-1} y[n] \cos \left( \frac{\pi (2k+1)n}{2N} \right) \tag{2}
\]

In COMPAQT, decompression is performed on hardware, and since it is part of the critical path during waveform synthesis, it must have low latency and a minimal hardware footprint. If a waveform with \( N \) samples is compressed with an N-point DCT, decompressing it would be complex as 1) \( N \) can vary for different waveforms, and 2) \( N \) can be very large – a two-qubit CR waveform on IBM systems can have 1000+ samples. For this reason, we use a windowed DCT scheme in which the input waveform is broken into windows of a fixed size called a window size (WS). The windowed DCT scheme shall hereon be abbreviated as DCT–W while the N-point scheme shall be abbreviated as DCT–N.

The compression algorithm using the DCT is as follows: The DCT of a window of the input waveform is computed (for DCT–N, the window would be the entire waveform) after which a thresholding operation is performed, which sets samples with low magnitudes equal to zero. Finally, Run-Length Encoding (RLE) [9] is performed on the transformed window. RLE replaces all the zeros with a single codeword that contains two fields: 1) a signature identifying it as the RLE codeword and 2) the number of zeros that have been encoded to yield the compressed waveform.

<table>
<thead>
<tr>
<th>Variant</th>
<th>Description</th>
<th>Hardware Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCT–N</td>
<td>N-point DCT, WS = length of waveform</td>
<td>High</td>
</tr>
<tr>
<td>DCT–W</td>
<td>Windowed DCT, WS = 8, 16</td>
<td>Moderate</td>
</tr>
<tr>
<td>int-DCT–W</td>
<td>Windowed integer-DCT, WS = 8, 16</td>
<td>Low</td>
</tr>
</tbody>
</table>

The compression using DCT–N has been visualized in Figure 8 for single-qubit gates. We use typical Derivative Removal by Adiabatic Gate (DRAG) waveforms used in most superconducting systems to implement single qubit
gates. RLE is started only when the transformed waveform after thresholding is consistently zero. This process is done separately for I and Q channels, and to simplify the decompression, the number of samples per window after compression are kept the same for both channels.

**Integer-DCT.** The DCT/IDCT in its original form requires a minimum number of fixed/ floating-point multipliers that make hardware implementations very resource intensive. The 8-point DCT/IDCT (WS=8) requires a minimum of 11 multipliers [42]. Larger transforms need resources, with the 16-point DCT/IDCT requiring a minimum of 26 multipliers.

To make waveform compression using DCT scalable for quantum control applications, we also implemented an integer DCT consistent with the HEVC standard [72]. Since this variant of the DCT was aimed at making hardware implementations as efficient as possible, we do not use the arbitrary N-point transform. The windowed integer DCT will henceforth be abbreviated as int-DCT-W. Since the DCT coefficients are scaled by a constant factor, the input waveform is scaled by the same factor in software (this can be done in hardware too). The constant scaling factor $S$ for an N-point DCT is given by $S = 2^6 + \frac{2N}{\log N}$. All DCT variants are summarized in Table [1]. We used two different window sizes to evaluate the compression of waveforms using DCT.

**Fidelity-Aware Thresholding.** Each gate pulse is unique and a uniform threshold during compression can cause fidelity loss for some qubits. To enable high fidelity gates, we find optimal threshold for every gate pulse. We use the Algorithm [1] to tune the threshold to obtain the target gate fidelity. We observe that MSE between decompressed and uncompressed pulses are highly co-related to the gate fidelity, and we can use MSE for tuning the threshold at compile time. We can take a step further and integrate the Fidelity-Aware compression within the gate calibration loop.

**Algorithm 1: Fidelity-Aware Compression**

| Input: | $W_{in}$ (Gate Pulse), $\varepsilon$ (Target Error) |
| Output: | $W_{out}$ (Compressed Pulse) |

1. Function $Get\_Compressed\_Pulse(W_{in}, \varepsilon)$:
   2. while $mse \leq \varepsilon$ do
      3. $Y = int\_DCT(W_{in}, WS)$ // Compute DCT
      4. for $s$ in $Y$ do
         5. if $s < threshold$ then $s = 0$
      6. end
   7. $W_{out} = int\_iDCT(Y)$
   8. $mse = get\_MSE(W_{in}, W_{out})$
   9. $threshold = threshold/2$
   10. if $threshold < 10^{-6}$ then return $-1$
      11. // No solution found
   12. end
   13. return $W_{out}$

### D. Efficacy of DCT Compression

The DCT-based compression scheme is lossy and its effectiveness depends on two factors: 1) Compressibility of the waveforms. 2) Fidelity of decompressed waveforms. To evaluate compressibility, we measure the reduction in memory size to store all waveforms used for a benchmark circuit. For evaluating the effect on fidelity, we ran two-qubit Randomized Benchmarking [44] on various IBM machines.

**Compressibility.** Figure 7(a) shows the reduction ($R = old\ size/new\ size$) in required memory for five representative waveforms of qft-4 benchmark derived from [39] implemented on the IBM Guadalupe machine. Figure 7(b) shows the overall reduction in memory for qft-4. Note that measurement and 2Q gates are longer and more compressible than 1Q gates which affects the total compression ratio for qft-4. A window size of 8 has the least reduction because RLE is limited to a maximum of 8 samples at a
In this section, we discuss the architecture of the decompression pipeline, the decompression engine, and the waveform memory. Furthermore, we will discuss adaptive decompression strategies to make COMPAQT scalable with cryogenic ASICs.

A. Decompression Pipeline Architecture

Decompression is a two-step process, as shown in Figure 10. In 1, the codeword generated by RLE is decoded to yield all the encoded zeros and then in 2, the IDCT of the resultant vector produces the decompressed waveform. To enable hardware efficient design, we use the windowed IDCT algorithm in COMPAQT. If compression was done using a window size of sixteen, the samples generated by the RLE decoder and IDCT would scale accordingly.

Compression reduces the waveform capacity, but, more importantly, by storing a small number of samples and expanding them in the RLE buffer, DCT based compression enables higher bandwidth. As shown in Figure 10, the three compressed waveform samples yield eight waveform samples after decompression, thereby boosting the waveform memory bandwidth. In our design, for simplicity and efficient hardware synthesis, we design compressed waveform memory with uniform width, which is determined by the size of the worst-case compressed window. For example, the width of the compressed DCT samples (green+blue squares) in Figure 10 is three samples, including the RLE codeword. Figure 11 shows the histogram of the number of samples in every window for int-DCT-W showing that waveforms are highly compressible. Based on an empirical analysis, the worst-case number of samples the design must cater to is thus three as shown by the histogram. The design of the decompression

<table>
<thead>
<tr>
<th>Design</th>
<th>2Q RB Fidelity IBM Bogota</th>
<th>2Q RB Fidelity IBM Guadalpe</th>
<th>2Q RB Fidelity IBM Hanoi</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline</td>
<td>0.980</td>
<td>0.978</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-N</td>
<td>0.982</td>
<td>0.977</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-W</td>
<td>0.983</td>
<td>0.976</td>
<td>0.986</td>
</tr>
<tr>
<td>int-DCT-W</td>
<td>0.983</td>
<td>0.975</td>
<td>0.988</td>
</tr>
</tbody>
</table>

V. COMPAQT MICROARCHITECTURE

In this section, we discuss the architecture of the decompression pipeline, the decompression engine, and the waveform memory. Furthermore, we will discuss adaptive Decompression Pipeline Architecture

Decompression is a two-step process, as shown in Figure 10. In 1, the codeword generated by RLE is decoded to yield all the encoded zeros and then in 2, the IDCT of the resultant vector produces the decompressed waveform. To enable hardware efficient design, we use the windowed IDCT algorithm in COMPAQT. If compression was done using a window size of sixteen, the samples generated by the RLE decoder and IDCT would scale accordingly.

Compression reduces the waveform capacity, but, more importantly, by storing a small number of samples and expanding them in the RLE buffer, DCT based compression enables higher bandwidth. As shown in Figure 10, the three compressed waveform samples yield eight waveform samples after decompression, thereby boosting the waveform memory bandwidth. In our design, for simplicity and efficient hardware synthesis, we design compressed waveform memory with uniform width, which is determined by the size of the worst-case compressed window. For example, the width of the compressed DCT samples (green+blue squares) in Figure 10 is three samples, including the RLE codeword. Figure 11 shows the histogram of the number of samples in every window for int-DCT-W showing that waveforms are highly compressible. Based on an empirical analysis, the worst-case number of samples the design must cater to is thus three as shown by the histogram. The design of the decompression

<table>
<thead>
<tr>
<th>Design</th>
<th>2Q RB Fidelity IBM Bogota</th>
<th>2Q RB Fidelity IBM Guadalpe</th>
<th>2Q RB Fidelity IBM Hanoi</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline</td>
<td>0.980</td>
<td>0.978</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-N</td>
<td>0.982</td>
<td>0.977</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-W</td>
<td>0.983</td>
<td>0.976</td>
<td>0.986</td>
</tr>
<tr>
<td>int-DCT-W</td>
<td>0.983</td>
<td>0.975</td>
<td>0.988</td>
</tr>
</tbody>
</table>

V. COMPAQT MICROARCHITECTURE

In this section, we discuss the architecture of the decompression pipeline, the decompression engine, and the waveform memory. Furthermore, we will discuss adaptive Decompression Pipeline Architecture

Decompression is a two-step process, as shown in Figure 10. In 1, the codeword generated by RLE is decoded to yield all the encoded zeros and then in 2, the IDCT of the resultant vector produces the decompressed waveform. To enable hardware efficient design, we use the windowed IDCT algorithm in COMPAQT. If compression was done using a window size of sixteen, the samples generated by the RLE decoder and IDCT would scale accordingly.

Compression reduces the waveform capacity, but, more importantly, by storing a small number of samples and expanding them in the RLE buffer, DCT based compression enables higher bandwidth. As shown in Figure 10, the three compressed waveform samples yield eight waveform samples after decompression, thereby boosting the waveform memory bandwidth. In our design, for simplicity and efficient hardware synthesis, we design compressed waveform memory with uniform width, which is determined by the size of the worst-case compressed window. For example, the width of the compressed DCT samples (green+blue squares) in Figure 10 is three samples, including the RLE codeword. Figure 11 shows the histogram of the number of samples in every window for int-DCT-W showing that waveforms are highly compressible. Based on an empirical analysis, the worst-case number of samples the design must cater to is thus three as shown by the histogram. The design of the decompression

<table>
<thead>
<tr>
<th>Design</th>
<th>2Q RB Fidelity IBM Bogota</th>
<th>2Q RB Fidelity IBM Guadalpe</th>
<th>2Q RB Fidelity IBM Hanoi</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline</td>
<td>0.980</td>
<td>0.978</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-N</td>
<td>0.982</td>
<td>0.977</td>
<td>0.987</td>
</tr>
<tr>
<td>DCT-W</td>
<td>0.983</td>
<td>0.976</td>
<td>0.986</td>
</tr>
<tr>
<td>int-DCT-W</td>
<td>0.983</td>
<td>0.975</td>
<td>0.988</td>
</tr>
</tbody>
</table>
pipeline will be complex if we enable each window to have a variable number of samples. In COMPAQT, we choose a uniform input buffer size which sacrifices compressibility to enable a significant performance boost.

B. Decompression Engine Design

In the DCT decompression pipeline, the RLE decoder depends on the RLE codeword to decompress all zeros and feed them to the IDCT stage. The signature in the RLE codeword can be used to identify the codeword, and if the RLE codeword specifies that \( c_n \) zeros have been encoded, the last \( c_n \) inputs of the IDCT stage can be set to 0.

A major advantage of using int-DCT-W over DCT-W is that the multipliers used for computing the inverse transform can be replaced with shift-and-add operations, drastically reducing hardware complexity and improving performance. We encourage readers to peruse existing designs for DCT-W \([10,19,60]\) and int-DCT-W \([12,68,83]\) (IDCT circuits are simply the reverse of DCT circuits).

**Table IV**

HARDWARE RESOURCES NEEDED FOR THE IDCT ENGINE OF DCT-W AND INT-DCT-W.

<table>
<thead>
<tr>
<th>Variant</th>
<th>Window size(WS)</th>
<th>Multipliers</th>
<th>Adders</th>
<th>Shifters</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCT-W</td>
<td>8</td>
<td>11</td>
<td>29</td>
<td>0</td>
</tr>
<tr>
<td>int-DCT-W</td>
<td>8</td>
<td>0</td>
<td>50</td>
<td>26</td>
</tr>
<tr>
<td>DCT-W</td>
<td>16</td>
<td>26</td>
<td>81</td>
<td>0</td>
</tr>
<tr>
<td>int-DCT-W</td>
<td>16</td>
<td>0</td>
<td>186</td>
<td>128</td>
</tr>
</tbody>
</table>

Table [IV] summarizes the differences in requirements for implementing the IDCT in hardware for both DCT-W and int-DCT-W with a window size of eight. The DCT-W design is based on Loeffler’s algorithm and is the least expensive implementation \([42]\). For int-DCT-W, the multiplications are converted to shift-and-add operations \([68]\). This optimization enables the IDCT engine to have a constant latency of one clock cycle.

C. Banked Compressed Waveform Memory

Typically, the RFSoC FPGA clock is slower \((\approx 0.3 \text{ GHz})\) than the DAC sampling frequency \((\approx 6 \text{ GHz})\). As a result, even in the baseline uncompressed systems, feeding data to the DACs at the peak sampling rate can become challenging. To solve this problem, waveform samples for a single waveform are interleaved in multiple BRAMs. By banking waveform memory, we can compensate for the difference in frequencies between the FPGA and the DAC as shown in Figure 12(a). However, this approach is not scalable and eventually hits a BRAM bandwidth wall due to the finite number of BRAMs available. In COMPAQT, we use memory interleaving with compressed waveforms, as fewer BRAMs are needed for a waveform with the decompression pipeline.

Figure [IV] showed that regardless of the window size, the number of samples in the compressed waveform is \( \leq 3 \) for int-DCT-W. Figure [IV](b) is an example showing how if the waveform samples were originally interleaved in multiple BRAMs, the number of BRAMs needed after compression with WS=16 would be just three \((\text{if WS}=8 \text{ was used, the number of BRAMs would have been six, since two 8-point IDCT modules would be needed})\). The decompression block in the figure is the pipeline shown in Figure 10 and the results after decompression can be stored on distributed memory in the RFSoC until they are used. Figure [IV](c) shows how the input to the decompression engine is zero if the number of samples in the window is less than the maximum number and Figure [IV](d) show a case where the maximum number of samples per window is four.

**Table V**

NUMBER OF QUBITS THAT CAN BE SUPPORTED BY AN FPGA BASED DESIGN WITH UNCOMPRESSED WAVEFORM MEMORY AND A DESIGN WITH COMPRESSED MEMORY USING INT-DCT-W FOR DIFFERENT WINDOW SIZES.

<table>
<thead>
<tr>
<th>Window size(WS)</th>
<th>Number of qubits (normalized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uncompressed</td>
<td>1</td>
</tr>
<tr>
<td>WS=8</td>
<td>2.66</td>
</tr>
<tr>
<td>WS=16</td>
<td>5.33</td>
</tr>
</tbody>
</table>

We reduce the number of concurrent reads from BRAMs required to control one qubit. As a result, RFSoCs can drive significantly more qubits. Table [V] shows how different window sizes increase the number of qubits that can be controlled by an RFSoC based controller. This gain is independent of the ratio of FPGA clock frequency and DAC sampling rate as long as the clock frequency ratio is a multiple of the window size. If the ratio is not a multiple of the window, then the gain will be slightly lower. As an example, consider the case where the ratio is 6x. For such a system, uncompressed waveforms would require interleaving of samples between six BRAMs per waveform. If compressed...
waveforms with WS=8 were used, the number of BRAMs needed per waveform would be three (assuming the same distribution as shown in Figure 11). The gain in the number of qubits for such a system would be 2x, which is slightly less than the case where the ratio is 8x. The ratio between the DAC and FPGA was 16x in QICK due to which it can theoretically support about 36 qubits. Using COMPAQT with WS=8, number of qubits can be increased to about 95 qubits, and for WS=16, we can drive 191 qubits concurrently. Although the availability of DACs and the limit of Frequency Division Multiplexing (FDM) may result in lesser qubits, the theoretical bounds of the control computer will no longer bottleneck the scalability of the FPGA platforms.

D. Adaptive Decompression with COMPAQT

A diverse set of waveforms are used to manipulate qubits. Some gate waveforms have more structure than others. For example, the flat-top waveform as shown in Figure 13(a) is commonly used to perform multi-qubit gates [8], [14], [61], [64]. Optimizing the decompression pipeline for such waveforms can help reduce power dissipation for ASIC designs even further. The constant period of the waveform just repeats the same value for a long duration, which can be represented by a single RLE word that can be decoded and fed directly into the buffer preceding the DAC as shown in Figure 13(b). This saves power since both the memory and IDCT engine will not be used during this period. Once the flat period is over, the IDCT-driven decompression can resume. The algorithm for adaptive decompression will treat the constant period of the waveform as a single window rather than dividing it into multiple windows (depending on the window size).

VI. METHODOLOGY

Benchmarks. The benchmarks used for evaluating compressed waveforms are listed in Table VI. The surface code benchmarks [75] were selected to evaluate the effect on scalability when compressed waveforms are used, and the fidelity benchmarks were selected to complement the RB experiments summarized in Section VII. Benchmarks such as qft-4, adder-4, and qaoa-6 include sequences of non-Clifford gates that are not used in RB experiments. Larger benchmarks using more qubits were not used since they are prone to higher variability in the results.

Software System. The compression module was developed using Python and integrated with Qiskit and Qiskit Pulse [3], [5]. DCT-N and DCT-W were adapted from SciPy [65] while int-DCT-W were developed based on the HEVC transform [72]. The standard Qiskit transpiler was used to transpile the fidelity benchmarks for the target system.

Control Hardware. The hardware overhead of using DCT based compression on RFSoCs was evaluated using Xilinx’s Vivado Design Suite. The QICK [70] was synthesized as a baseline design on the zcu102 SoC and the int-DCT-W IDCT engine for different window sizes was implemented using Verilog and integrated with QICK. We validated the decompression pipeline integrated with QICK to ensure functional correctness. Furthermore, we measure the impact of integrated IDCT engine on clock frequency and resource utilization of overall control processor. To evaluate our ASIC design, we use Synopsys Design Compiler with the 40nm TSMC CLN40G cell library to estimate the power dissipation of IDCT engine, along with the Destiny cache model [58] which integrates CACTI [13] to estimate power dissipation of SRAM based waveform memory.

Quantum Hardware. RB and benchmark fidelity experiments were performed on real quantum hardware. RB experiments were performed on the 5-qubit IBM Bogota, 16-qubit IBM Guadalupe, and 27-qubit IBM Hanoi [29]. Benchmark fidelities with compressed and uncompressed waveforms were evaluated on IBM Guadalupe and Toronto hardware. We evaluate fidelity (F) by computing Total Variational Distance (TVD) between ideal (P) and experimental (Q) output distributions as shown in Equation 3.

\[ F(P,Q) = 1 - TVD(P,Q) \]  

VII. EVALUATIONS

In this section, we evaluate 1) the impact on benchmark fidelity when compressed waveforms are used, 2) the scalability of RFSoC and ASIC controllers for important applications.
like Quantum Error Correction (QEC), and 3) the execution time for compressing waveforms at compile time.

A. Gate Compressibility with COMPAQT

We evaluated the compressibility of the gate pulses using COMPAQT for five IBM quantum computers. Table VII reports the minimum, average, and maximum compressibility of a control pulse used on IBM hardware. Despite the diversity in the pulse shapes, we observe that all control pulses are highly compressible. For example, as shown in Figure 14, on average, we can compress the control pulses by more than 5x for each qubit device on the IBM-Guadalupe. Note that in Figure 14 the compression ratios for CNOT gates are averaged over all CNOT gates that can be performed using a qubit device, whereas Table VII reports the minimum and maximum compression ratio for an individual gate pulse on the IBM hardware. We observe that on all platforms the SX-gate has the lowest compression ratio of 5.33 with our design.

Table VII

<table>
<thead>
<tr>
<th>Machine</th>
<th>Compression Ratio (R)</th>
<th>Min.</th>
<th>Max.</th>
<th>Avg.</th>
</tr>
</thead>
<tbody>
<tr>
<td>IBM Toronto</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
</tr>
<tr>
<td>IBM Montreal</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
</tr>
<tr>
<td>IBM Mumbai</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
</tr>
<tr>
<td>IBM Guadalupe</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
</tr>
<tr>
<td>IBM Lima</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
<td>5.33</td>
</tr>
</tbody>
</table>

B. Gate Fidelity with COMPAQT

To evaluate whether compressed waveforms degrade the fidelity of quantum circuits, we run circuits for 80K shots with and without waveform compression and compute the normalized fidelity by taking the ratio of the fidelities of COMPAQT and the uncompressed baseline.

Figure 15 shows the normalized benchmark fidelities for WS=8 and WS=16 with int-DCT-W on IBM Guadalupe. Norm. fidelity close to one means both the baseline and COMPAQT have identical fidelities, indicating no degradation due to lossy compression. For window size of WS=16 we see no fidelity degradation but for the WS=8, there are significant fidelity losses for some benchmarks due to distortions introduced at the boundaries of consecutive windows. These distortions can be reduced by using overlapping windows to compress the waveform. Note that in some cases normalized fidelity is slightly greater than one, indicating COMPAQT is more reliable. This can be attributed to the variability in the experiments. Note that the fidelity for the QAOA benchmarks was determined by computing the normalized fidelity \[ [27], [43]. We observe that the fidelity degradation is less than 0.5% for the largest QAOA benchmark using 10 qubits with a window size of 16.

C. Scalability of COMPAQT with RFSoC

To evaluate the scalability of COMPAQT on RFSoC platforms, we evaluate the maximum clock frequency, resource utilization and maximum number of concurrent gates that can be executed for key benchmark circuits.

Clock Frequency. We use QICK [70] as the baseline design with a maximum frequency of 294 MHz. For COMPAQT, the maximum achievable frequency drops by more than 33% to 195 MHz for the pipelined DCT-W engine, as shown in Figure 16. This degradation results from complex design and long critical path due to multipliers. In comparison, the unpipelined int-DCT-W design introduced a worst-case degradation of 10%, which can be pipelined to enable a design with no clock frequency degradation. These results can be scaled to arbitrary number of qubits as to control multiple qubits the individual qubit control block will be instantiated in parallel having a little to no effect on the critical path.

Resource Utilization. Table VIII shows the usage of critical FPGA resources like Look-Up Tables (LUTs) and Flip-Flops (FFs) of the baseline design (QICK) and a single IDCT engine for int-DCT-W with different window sizes. The baseline design can control a single qubit, but it includes components like the AXI interface that will not scale linearly with the number of qubits. The resources are not enough to accommodate 100+ qubits. The overall resource usage per module will be lower than 1% for RFSoCs, as they have

![Figure 14](image-url) Figure 14. Compression ratios of the basis gates for all 16 qubits of IBM Guadalupe using int-DCT-W with WS=16.

![Figure 15](image-url) Figure 15. COMPAQT fidelity normalized to baseline fidelity on IBM Guadalupe and Toronto. The baseline fidelities are annotated beneath the benchmark names.
Table VIII

<table>
<thead>
<tr>
<th>Design</th>
<th>LUT Utilization (%)</th>
<th>FF Utilization (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline</td>
<td>3386 (1.4%)</td>
<td>6448 (1.4%)</td>
</tr>
<tr>
<td>int-DCT-W (WS=8)</td>
<td>601 (0.26%)</td>
<td>266 (0.05%)</td>
</tr>
<tr>
<td>int-DCT-W (WS=16)</td>
<td>1954 (0.85%)</td>
<td>671 (0.15%)</td>
</tr>
<tr>
<td>int-DCT-W (WS=32)</td>
<td>9063 (3.9%)</td>
<td>1197 (0.26%)</td>
</tr>
</tbody>
</table>

significantly more resources than the device used for this evaluation (the RFSoC used by QICK has 400K+ LUTs and 800K+ FFs). Compared to BRAMs, LUTs and FFs are more readily available on FPGA and so using a compressed memory architecture trades memory units (BRAMs) with system logic (compute) per qubit in FPGAs. The design of the IDCT hardware used for these evaluations can be further optimized by pipelining.

Although increasing window size can improve compression efficiency, using a larger window size such as WS=32 with int-DCT-W uses significantly more resources than WS=16, which makes it a sub-optimal design as a single iDCT engine uses more than 4% of the total LUTs. In summary, int-DCT with WS=32 reduces clock frequency and adds complexity, limiting the scalability.

Scalability of QEC Experiments. Demonstrating a small set of logical qubits that run quantum error correction is a crucial milestone in achieving fault-tolerant quantum computation. Surface code is a leading candidate for implementing QEC [20] and its effectiveness have been demonstrated experimentally for low-distance codes [4], [36], [45], [82]. As systems scale, the number of logical qubits that a single controller can support will thus be an important metric.

Figure 17(a) shows the maximum number of concurrent operations at any given time during the syndrome generation cycle in two variants of a distance three surface code patch. More than 80% of the physical qubits to create one logical qubit are driven concurrently, which makes it important for a controller hardware to be able to support concurrency in as many qubits as possible. Figure 17(b) show that COMPAQT can control 5x more logical qubits compared to an uncompressed baseline. Similarly, for ASIC controllers, using compressed waveform memory can reduce memory power dissipation by more than 2x which can allow more logical qubits to be controlled.

D. Scalability of COMPAQT with ASICs

The intrinsic BRAM bandwidth on FPGA-fabric limits their scalability. Compressing waveform memory can help improve such systems. However, unlike BRAMs, SRAMs used in ASICs can operate at much higher frequencies and deliver significantly more bandwidth. However, for ASICs designed to work at cryogenic temperatures, it is crucial for the overall architecture to be as power efficient as possible due to tiny power budget at 4K. While the cooling capacity of dilution refrigerators will probably have to be expanded in the future to accommodate more qubits, the power budget will still be limited and minimizing the power dissipated by digital components like waveform memory can help optimize other components of qubit control that are critical for high-fidelity gates. For example, 50% of the total power (23mW) in the cryogenic chip presented in [21] was dissipated by digital components (including the digital frontend of the DACs).

In general, the energy dissipated per access by memory increases with the size of the memory. Since SRAMs can operate at much higher frequencies than FPGA BRAMs, interleaving memory samples between multiple banks is not

Figure 16. Degradation of clock frequency compared to baseline for different decompressed waveform memory architectures.

Figure 17. Increasing the number of logical qubits that can be supported; (a) The peak concurrent operations for a d=3 code; (b) The maximum logical qubits that can be supported by different Xilinx RFSoC based designs.

Figure 18. Power dissipated by the cryogenic controller with the uncompressed and compressed memory.
necessary and so every window can have variable number of compressed samples since every sample will be fetched sequentially and decompression will start every time an RLE codeword is detected. By compressing waveforms, SRAMs can be made smaller and fewer accesses are required to read the same waveform when compared to an uncompressed waveform memory. Figure 18 shows how memory power is reduced by more than 2.5x when compressed waveforms are used for a CMOS based cryogenic controller. Memory power was estimated with the Destiny model [58]. The DAC power of 2mW was added as a reference and the power dissipated by the int-DCT-W IDCT engine for corresponding window sizes was estimated via Synopsys Design Compiler with a TSMC 40nm cell library – actual power dissipated by the IDCT engine can be even lower, the data shown here motivates the use of compression as the overhead of using the IDCT engine does not overshadow the decrease in memory power. Using the compressed waveform architecture can thus reduce the overall power dissipated by the waveform memory by at least 3x.

Moreover, we can further reduce power consumption using adaptive decompression as shown in Figure 19. Since memory is accessed only during the rise and fall ramps of the waveform, memory power is reduced over the entire period along with the power dissipated by the IDCT engine, yielding an additional 1.5x power savings. This gain will vary with the duration of the flat-top waveform, a 100ns waveform was used for this evaluation.

E. Software Overhead of COMPAQT

To evaluate the overhead of decompression, we measure the compression latency of the COMPAQT compiler module. Figure 20 shows the average time to compress a waveform using int-DCT-W for three IBM machines. Since waveforms need only be compressed at the end of every calibration cycle, the overhead of compressing waveforms is negligible compared to the time taken to calibrate all qubits – regular calibration of the Sycamore chip lasts four hours [6]. As a result, compression has little or no overhead on the system as a whole and does not affect system performance metrics such as repetition rate and Circuit Level Operations Per Second (CLOPS) [15].

VIII. RELATED WORK

Efficient qubit control is crucial to scale quantum computers. While most control platforms use discrete FPGAs and analog ICs, we expect RFSoC-based and custom ASIC-based solutions to grow in the future.

RFSoC controllers. We use QICK as the baseline, which is an open source RFSoC-based qubit control framework [70] that reduces discrete analog components by using direct digital synthesis. Similarly, recent works from a different group of researchers also demonstrate the effectiveness of RFSoCs in controlling superconducting qubits [25], [55].

ASIC controllers. Studies on ASIC controllers for qubit control have mainly been focused on developing cryogenic controllers. Fully/semi-autonomous cryogenic chips were shown by [17], [21], [32] that integrated both digital and analog blocks on a single ASIC. These prototype chips are designed to control a small number of qubits. Other CMOS based ASICs were presented in [7], [31], [33], [54], [56], [77], [80]. A complete system-level study for a control processor using SFQ pulses was presented in [30]. Other controller architectures that use SFQ pulses were described in [38], [40], [41], [46], [47].

Control architectures. Many prior works are focused on FPGA/RFSoC/ASIC controllers. Fu et al. presented an FPGA-based microarchitecture for controlling a transmon qubit [22], [24]. Scalable architectures for QECC applications were presented in [16], [74], whereas ISA specific works for qubit control include [23] which introduced an executable Quantum ISA, [11] which compared their proposed scalar and vector instruction sets with other ISAs, and [37] which recommended using a small number of expressive two-qubit gates. At the same time, several works focused on microarchitectural challenges in building a quantum computer with hundreds of thousands of qubits [50], [51], [52].

IX. DISCUSSION

Qubit control pulses have a tight footprint in the frequency domain. Any spurious frequencies in the control pulse can introduce control error, crosstalk, and leakage errors. As a result, due to the tiny footprint in the frequency domain, control pulses can be compressed and stored efficiently. To the best of our knowledge, COMPAQT is the first to leverage
this fundamental property to build a scalable and efficient control using compressed waveform memories and compiler-guided compression that ensures high fidelity. Moreover, these insights can be used for designing single flux quantum (SFQ) based qubit control, in which on-chip memory is limited to tens of kilobytes [30].

**Enabling Novel Design Tradeoffs.** We expose new tradeoffs to enable scalable qubit control. A key novelty of the proposed microarchitecture is the hardware software co-design of IDCT engine that offers high compressibility without reducing the gate fidelity. To achieve this, we designed a discrete cosine transform-based compression scheme that uses only integer arithmetic and eliminates the use of complex multiplier circuits. However, naive approximations in the DCT engine can result in distortions in certain gate pulses. To avoid such corner-cases, we propose compiler-guided compression to navigate the trade-off between compressibility and fidelity. Our design enables the lightweight design of the DCT engine to ensure efficient synthesis on current RFSoC-based control computers. Moreover, we empirically show that COMPAQT can support 5x more qubits compared to the uncompressed baseline with minimal degradation in gate and circuit fidelity.

**Impact on Future Designs.** To understand the applicability of our insights on future qubit architectures, we evaluate the compressibility of control pulses for current and emerging qubit technologies. Table IX shows that control pulses are compressible not only for mainstream transmon qubits using single and two qubit gates but also complex control pulses along with the control pulses for emerging fluxonium qubits. To enable fault-tolerant quantum computers, we must focus on microarchitectural challenges in building control hardware that can support thousands of qubits. To that end, we propose COMPAQT, which can help mitigate the bottlenecks in the qubit control pipeline by leveraging compressibility of control pulses.

<table>
<thead>
<tr>
<th>Device Type</th>
<th>Gate</th>
<th>Description</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmon</td>
<td>Toffoli</td>
<td>Three Qubit Gate Pulse</td>
<td>8.32</td>
</tr>
<tr>
<td>Transmon</td>
<td>Toffoli</td>
<td>Three Qubit Gate Pulse</td>
<td>8.31</td>
</tr>
<tr>
<td>Transmon</td>
<td>CCZ</td>
<td>Three Qubit Gate Pulse</td>
<td>5.59</td>
</tr>
<tr>
<td>Fluxonium</td>
<td>X, Y, Z</td>
<td>Single Qubit Gate Pulse</td>
<td>7.2</td>
</tr>
</tbody>
</table>

**X. Conclusions**

As qubits increase beyond the 100-qubit mark, scaling the control hardware with brute-force methods will be infeasible. Integration using RFSoCs and cryogenic ASICs will be required to enable scale qubit control hardware. However, in this paper, we show that the internal memory bandwidth used for playing waveforms in RFSoC-based systems becomes a bottleneck. Furthermore, for controller ASICs, the power dissipated by the waveform memory is a significant portion of the total power and optimizing the memory architecture will enable better scalability in such systems. To solve these problems with waveform memory in different types of controllers, we present COMPAQT, a compressed waveform memory architecture that compresses waveforms in software before they are loaded on the controller. In hardware, waveforms are decompressed just before they are needed. Our results show that for RFSoC-based systems, the number of qubits that can be supported increases by more than 5x compared to the baseline. For CMOS ASICs, the reduced number of accesses required per waveform reduces power dissipation by more than 2.5x. Compressed waveform memory has minimal effect on the gate fidelity, as shown on real quantum hardware, while enabling more scalable controllers.

**Acknowledgments**

The authors thank Chaithanya Naik Mude for the technical discussions and anonymous reviewers for their feedback. This research was partially supported by the Vice Chancellor Office for Research and Graduate Education at the University of Wisconsin–Madison with funding from the Wisconsin Alumni Research Foundation.

**References**


